(China (Mainland))
Product Summary
The MT4LC4M16F5TG-5 is a high-speed CMOS, dynamic random-access memory device containing 67,108,864 bits organized in a x16 configuration. The MT4LC4M16F5TG-5 is functionally organized as 4,194,304 locations containing 16 bits each. The MT4LC4M16F5TG-5 must be refreshed periodically in order to retain stored data.
Parametrics
MT4LC4M16F5TG-5 absolute maximum ratings: (1)Voltage on VCC Relative to VSS:-1V to +4.6V; (2)Voltage on NC, Inputs or I/O Pins Relative to VSS:-1V to +4.6V; (3)Operating Temperature, TA (ambient): 0℃ to +70℃; (4)Storage Temperature (plastic):-55℃ to +150℃; (5)Power Dissipation:1W.
Features
MT4LC4M16F5TG-5 features: (1)Single +3.3V ±0.3V power supply; (2)Industry-standard x16 pinout, timing, functions, and packages; (3)12 row, 10 column addresses; (4)High-performance CMOS silicon-gate process; (5)All inputs, outputs and clocks are LVTTL-compatible; (6)FAST PAGE MODE (FPM) access; (7)4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH distributed across 64ms.
Diagrams
 |
 MT4LC16M4A7 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MT4LC16M4G3 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MT4LC16M4H9 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MT4LC16M4T8 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MT4LC1M16C3 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
MT4LC1M16E5 |
Other |
|
Data Sheet |
Negotiable |
|
||||
